



Nsmode2 SMode2 Fig. 3


_


.

3/64 NS | S Monitor | 86 1 2 3 4 1 - ig. 4












F.3.9










Fig. 13A




Fig. 12




Fig. 13B

Exception	Vector offse	et Corresponding mode
Reset	0x00	Supervisor mode
Under	0x04	Monitor mode / Unlas
SWI	0x08	Supervisor mode Monitor mod
Prefetch abort	0x0C	Abort mode Manifor mode
Data abort	0x10	Abort mode / Mon: for mack
IRQ / SIRQ	0x18	IRQ mode / Mon: for mysle
FIQ	0x1C	FIQ mode Monitor made
CMI	Ox 20	Undervole Monita moste

F13.14

Reset	VMO
Winder	VMI
SWI	VM2
Prefetch about	VM3
Data abort	VM4
IRQ/SIRQ	VMS
FIQ	VM6
SMT	VM7

Reset	VSØ
though	VSI
SWI	VS2
Protetch about	vs3
Data abort	VS4
TRO/SIRQ	1 55
FIQ	VS6
SMI	VS7

	• •
Reiset	VNSØ
Wroles	JNS1
SWI	VNS2
Protetch about	VN53
Outa about	VNS4
IRQ/SIRQ	VNSS
FIQ	to VNS6
SMI	VNS7

Fig. 15

CP15 Monitor Trap Mask Register


0	1	. \	١	- 1	0	1
SMI	SWI	Protetch Abort	Data Abort	IRQ	FIRE	FIQ


1 = Mon(S)

0 = NS

OR via translusive/external

Fig. 16.









Fig. 19






FIGURE 21

User	System	Supervisor	Abort	Undefined	Interrupt	Fast Interrupt
R0	R0	R0	R0	R0	R0	R0
R1	R1	R1	R1	R1	R1	R1
R2	R2	R2	R2	R2	R2	R2
R3	. R3	R3	R3	R3	R3	R3
R4	R4	R4	R4	R4	R4	R4
R5	R5	R5	R5	R5	R5	R5
R6	R6	R6	R6	R6	R6	R6
R7	R7	R7	R7	R7	R7	R7
R8	R8	R8	R8	R8	R8	R8_fiq
R9	R9	R9	R9	R9	R9	R9_fiq
R10	R10	R10	R10	R10	R10	R10_fiq
R11	R11	R11	R11	R11	R11	R11_fiq
R12	R12	R12	R12	R12	R12	R12_fiq
R13	R13	R13 BUC	R13_abl_ `	R13_und	R13_irq	R13_fiq
R14	R14	R14 sve	RM_sbt	R14_und	R14_irq	R14_fiq
PC	PC	PC	PC	PC	PC	PC

Monitor
R0
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13_mon
R14_mon
PC

CPSR	CPSR	CPSR	CPSR	CPSR	CPSR	CPSR
J. C. C.		SPSR_svc	SPSR_abt	SPSR_und	SPSR_irq	SPSR_fiq

CPSR SPSR_mon

FIGURE 22




FIGURE 23

traditional secure

ARM + processing

non/secure

ARM secure

1-13. 24

19/64 (monitor) S=1

non-secure as

S= 0

Secure OS

Secure
Tasks







fig. 26










Fig. 30




Fig. 31

26/64 Monitor Non-Secure Int 2 hardler NSB

Lig. 32






Fig 33



F16.35



F16.36




FIG. 37







FIG. 38





F16.40



F16-41





FIG. 42






FIG. 44






FIG. 45



F16.46








Fig. 48





PHYSICAL ADDRESS SPACE

F16. 49




FIG SOA




FIG SOB







FIG 51



F16 52





1.0




FIG 55






FIG 56



F16 57



Done by cache

FIG 58

as the defendant	How to program?	How to enter?	Entry mode	
Method of entry Breakpoint hits	Debug TAP or software (CP14)	Program breakpoint register and/or context-ID register and comparisons succeed with Instruction Address and/or CP15 Context ID (²).	Halt/monitor	
Software breakpoint instruction	Put a BKPT instruction into scan chain 4 (Instruction Transfer Register) through Debug TAP or Use BKPT instruction directly in the code.	BKPT instruction must reach execution stage.	Halt/monitor	
Vector trap breakpoint	Debug TAP	Program vector trap register and address matches.	Halt/monitor	
Watchpoint hits	Debug TAP or software (CP14)	Program watchpoint register and/or context-ID register and comparisons succeed with Instruction Address and/or CP15 Context ID (2).	Halt/monitor	
to the second	Debug TAP	Halt instruction has been scanned in.	Halt	
Internal debug request	Novapplicable	EDBGRQ input pin is asserted.	Halt	
External debug request	SEAST STATE OF THE SEASON STATES	ä		

(1): In monitor mode, breakpoints and watchpoints cannot be data-dependent.

(²): The cores have support for thread-aware breakpoints and watchpoints in order to collegio enable secur debug on some particular threads.

56/64

Name	Meaning	Reset value	Access	Inserted in scan chain for test
Monitor mode enable bit	0: halt mode 1: monitor mode	1	R/W by programming the ICE by the JTAG (scan1) R/W by using MRC/MCR instruction (CP14)	yes
Secure debug enable bit	0: debug in non- secure world only. 1: debug in secure world and non- secure world	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure trace enable bit	0: ETM is enabled in non-secure world only. 1: ETM is enabled in secure world and non-secure world	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure user- mode enable bit	0: debug is not possible in secure user mode 1: debug is possible in secure user mode	1	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure thread-aware enable bit	0: debug is not possible for a particular thread 1: debug is possible for a particular thread	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no

Figure 6/

57/64

Function Table

D	CK	Q[n+1]
0		0
1		1
X	_	Q[n]

Logic Symbol





FIGURE 62

Function Table

D _.	SI	SE	CK	Q[n+1]
0	x	0	\	0
1	x	0		1
X	Х	X	/	Q[n]
X	0	1		0
X	1	1		1

Logic Symbol



58/64




FIGURE 64




Figure 65.




FIGURE 66 A




FIGURE 66 B





Figure 67



CP14 bits in Debug and Status Control register			
Secure debug enable bit	Secure user-mode debug enable bit	Secure thread-aware debug enable bit	meaning
0	х	х	No intrusive debug in entire secure world is possible. Any debug request, breakpoints, watchpoints, and other mechanism to enter debug state are ignored in entire secure world.
1	0	X	Debug in entire secure world is possible
1	1	0	Debug in secure user-mode only. Any debug request, breakpoints, watchpoints, and other mechanism to enter debug state are taken into account in user mode only. (Breakpoints and watchpoints linked or not to a thread ID are taken into account). Access in debug is restricted to what secure user can have access to.
1	1	1	Debug is possible only in some particular threads. In that case only thread-aware breakpoints and watchpoints linked to a thread ID are taken into account to enter debug state. Each thread can moreover debug its own code, and only its own code.

Figure 69A

CP14 bits in Debug and Status Control register			
Secure trace enable bit	Secure user-mode debug enable bit	Secure thread-aware debug enable bit	meaning
0	х	X No observable debug in entire secure world is poss. Trace module (ETM) must not trace internal activity.	
1	0	X	Trace in entire secure world is possible
1	1	0	only.
1	1	1	Trace is possible only when the core is executing some particular threads in secure user mode. Particular hardware must be dedicated for this, or re-use breakpoint register pair: Context ID match must enable trace instead of entering debug state.

Figure 69B

Program

A

B

A

B

A

B

Method of entry	Entry when in non-secure world	entry when in secure world
Breakpoint hits	Non-secure prefetch abort handler	secure prefetch abort handler
Software breakpoint instruction	Non-secure prefetch abort handler	
Vector trap breakpoint	interruptions. For other non-secure exceptions, prefetch abort.	secure prefetch abort exceptions (1). For other exceptions, secure prefetch abort.
Watchpoint hits	Non-secure data abort handler	secure data abort handler
Internal debug request		debug state in halt mode
External debug request	Debug state in halt mode	debug state in halt mode

- (1) see in Comation on vector trap register, :
- (2) Note that when external or internal debug request is asserted, the core enters halt mode and not monitor mode.

Figure 71A

Method of entry	Entry in non-secure world	entry in secure world
Breakpoint hits	Non-secure prefetch abort handler	breakpoint ignored.
Software breakpoint instruction	Non-secure prefetch abort handler	instruction ignored (4) *
Vector trap breakpoint	Disabled for non-secure data abort and non-secure prefetch abort interruptions. For others interruption non-secure prefetch abort.	breakpoint ignored
Watchpoint hits	Non-secure data abort handler	watchpoint ignored
Internal debug request	Debug state in halt mode	request ignored 💢 🧸 😘
External debug request	Debug state in halt mode	requestignored.
Debug re-entry from system speed access	norapplicable	not applicable,

(1) As substitution of BKPT instruction in secure world from non-secure world is not possible, non-secure abort must handle the violation.